Abstract. Synthesis of quaternary quantum circuits involves basic quaternary gates and logic operations in the quaternary quantum domain. In this paper, we propose new projection operations and quaternary logic gates for synthesizing quaternary logic functions. We also demonstrate the realization of the proposed gates using basic quantum quaternary operations. We then employ our synthesis method to design of quaternary adder and some benchmark circuits. Our results in terms of circuit cost, are better than the existing works.
Introduction
Quaternary quantum computing is gaining importance in the field of quantum information theory and quantum cryptography as it can represent a Galois Field(4) quantum system by the basis states |0 , |1 , |2 and |3 . The unit of information is called a qudit which is characterized by a wave function |ψ [1, 2] expressed as a linear superposition of basis states. Multi-valued quantum algebra comprises the rules for a set of basic logic operations that can be performed on qudits. While in [3] the structure of a multi-valued logic gate is proposed which is experimentally feasible with a linear ion trap scheme for quantum computing; this approach can produce large dimensional circuits. A universal architecture for multi-valued reversible logic is given in [4] , but quantum realization of the circuits thus obtained is not apparent. The universality of n-qudit gates is presented in [5] , but no algorithms for synthesis were given. Al-Rabedi et al. proposed in [6] the minimization technique for multi-valued quantum Galois field sum of products (QGFSOP). Quaternary logic is one of the promising multi-valued quantum logic systems. The binary logic functions can be expressed by grouping 2-bits together into equivalent quaternary value [7] . This theoretically reduces the total volume of the physical devices needed to approximately 1/log method of synthesizing incompletely specified multi-output quaternary function using quaternary 1-qudit gates and multi-qudit controlled gates has been proposed in [9] . But this synthesis method is not applicable for any arbitrary quaternary functions. In [10] , a heuristic alogorithm is proposed for minimization of a QGFSOP expression for multi-output quaternary logic functions using a Quaternary Galois Field Decission Diagram (QGFDD). But no quantum gate level implementation was provided. In this paper, our specific contributions are as follows:
• new projection operation for synthesizing quaternary logic functions;
• new quaternary logic gates, namely Generalized Quaternary Gate (GQG), permutative quaternary Controlled Cyclic Shift gate (C 2 CS) and Modulo4 addition gate;
• new simplification rules for reduction in gate count and circuit levels for multivalued quantum circuits.
The rest of the paper is organized as follows. We provide the preliminary concepts of multivalued quantum computing in section 1. We propose the quaternary algebra with a new projection operation in section 2. In section 3, we introduce some new quaternary logic gates. The proposed synthesis methodology along with its simplification rules are presented in section 4. The synthesis results for some example circuits and their comparison with related work are given in section 5. Concluding remarks appear in section 6.
Quaternary Algebra
A brief summary of the quaternary addition, multiplication and NOT operations as well as the quaternary projection operations L, J and (the new one) P are presented next. .
GF(4) arithmetic
Quaternary Galois field GF(4) is an algebraic structure consisting the set of elements Q={0, 1, 2, 3}. The addition (+) and multiplication (.) operations over GF (4) are shown in the Table 1 . 
Quaternary Logical NOT
The logical NOT in quaternary quantum system is defined as N OT (a) = a + 1, where ′ + ′ denotes the modulo 4 addition, and a ={0, 1, 2, 3}.
Quaternary Projection
Operations L, J and P We present nine projection operations, grouped into three types L i , J i , and P i , where i = {0, 1, 2, 3}. While L i and J i types were defined earlier [11, 12] as L i (a) = 1 if a = i and 0 otherwise, and J i (a) = 2 if a = i and 0 otherwise. We introduce the new P i type operations, which are defined as P i (a) = 3 if a = i and a = 0 otherwise. Table 2 
Quaternary Logic Gates
The definitions of the existing quaternary logic gates as well as a few newly introduced quaternary logic gates are provided below. We also show the implementation of the newly proposed gates using basic quantum ternary operations.
Quaternary Feynman, Quaternary Toffoli, MAX and MIN gates
The 2-qudit Quaternary Feynman gate [8] is defined as:
Feynman(A, B) = A + B, where '+' operator is addition over GF(4)( Figure  1 .a). The quaternary 3-qudit Toffoli gate [8] , shown in Figure 1 .b is defined as:
Toffoli(A, B, C) = A.B + C, where A and B are the control inputs and C the target input, '+' and '.' operators are addition and multiplication over GF (4) . We use the quaternary M AX and M IN gates [13] respectively to replace the OR and the AND gates. These two gates are defined as
The quaternary Feynman and Toffoli gates can be realized using quaternary M-S gates [7, 8] 
where Z is one of the 24 shift operations [10] shown in Table 3 .
Generalized Quaternary Gate
A new generalized quaternary gate (GQG) is required to realize the 24 shift operations [10] given in the Table 3 . It is a multi-qudit gate shown in Figure 3 .a. The controlling input of GQG can be used to select the 1-qudit shift operation on the target input. The GQG is formally defined as Table 3 . Shift Operations over GF(4) [10] Symbol Operation Symbol Operation Symbol Operation Symbol Operation Table 3 (a) (b) (c) 
., A n = 3; B otherwise; The realization of a GQG gate using quaternary M-S gates, is shown in Figure  3 .b. Z transform of B, Z is any shift operation in Table 3 +3 
Quaternary Controlled Cyclic Shift C 2 CS gate
We propose a new 3-qudit C 2 CS gate, used for realizing the simplification rules for quaternary minterms, as
where the values of the inputs are from the set {1, 2, 3} and C 0123 is the cyclic shift operation x 0123 defined in Table  3 . The symbolic representation of C 2 CS is shown in Figure 5 .a and an instance of this gate is shown in Figure 5 .b, where x 0123 shift operation is applied on C if A = 1, B = 3 or A = 3, B = 1. The realization of the C 2 CS gate using M-S gates is shown in Figure 6 . 
A new Modulo4 Addition Gate
We introduce the new 2-qudit quaternary Modulo4 Addition gate as: ADD(A, B)= A B, where represent the modulo 4 addition. This gate can be used as a template for simplification of adder circuits. The symbolic representation of ADD gate is shown in Figure 7 .a and the realization using quaternary M-S gate is shown in Figure 7 .b implies logical quaternary OR, n, p and s are respectively the number of input vectors for which f is 1, 2 and 3. Thus, f is 0 for (4 m − n − p − s) of the input vectors. We express the minterms for one, two and three using the L i , J i and P i operations respectively. From Table II , we can state that p, k, s a i = 1, 2 or 3, a p = 0, 2 or 3,; a k = 0, 1 or 2, a s = 0, 1 or 2;
Hence, the minterms for which f = 1 are 1.
Similarly from Table 2 , the minterms for which f = 2 are 1.
The minterms for which f = 3 are 1.
Simplification Rules
Next, we define six simplification rules derived from Table 2 1. L i (a).0 = 0, J i (a).0 = 0 and
Simplification Rules for reducing ancilla qudits For gate level realization of L i , J i , and P i we need an ancilla qudit for each of them. Further, to synthesize an m-variable quaternary function with n minterms specified in our proposed methodology, we have maximum of n * m ancilla qudits. However, we can reduce the number of ancilla qudits by the following three simplification rules based on the new quaternary C 2 CS gate and Table 2 :
., a n ), and P i (a 1 )P i (a 2 )..P i (a n ) = P i (a 1 , a 2 , .., a n ), i = {0, 1, 2, 3}.
Synthesis of Quaternary Functions

2-qudit Quaternary Arbitrary Function
The truth table for the 2-qudit arbitrary function f (a, b) is given in Table 4 . We re-write the function f (a, b) using our proposed methodology as
By using simplification rules 7 and 9, we get 
Quaternary Adder
We synthesize the 2-qudit half and full adder circuits using our proposed methodology and these circuits are simplified with the use of Modulo4 Addition gate. But the details are not provided due to limitation of space. The gate level implementation of 2-qudit half and full adder are shown in Figure 8 and 9 respectively. [7, 13] . To realize the new GQG, C 2 CS, ADD gates we need 8 M-S gates for each of them. The M-S gate count cost comparison of our circuits with that in [14] are given in Table 6 . While the second column of the table indicates the maximum number of ancilla qudits required to synthesize the above mentioned circuits, the third column shows the number of ancilla qudits required after using our simplification rules in Section 4.2. The columns 4, 5 and 6 establish that although our design has a small increase in cost for the circuits rd53, rd73, xor5, the results for the 2-qudit quaternary half and full adder shows that there is more than 50% reduction in the M-S gate count cost compared to [14] . 
Conclusion
In this paper, we have proposed a methodology for logic synthesis of quaternary quantum circuits. We have defined a minterm based approach of expressing a quaternary logic function using L i , J i and P i operations. We have also stated the simplification rules for the method. Quaternary half adder, full adder and some benchmark circuits synthesized by our method, use fewer ternary quantum gates and hence reduce quantum realization cost compared to earlier method in [14] . While the number of levels is fewer in our synthesis, the number of ancilla bits is higher. A synthesis methodology for reduction of the number of ancilla qudits is being investigated.
